xsim

By default, the Vivado IDE compiles .v files with the Verilog 2001 syntax and .sv files with
the SystemVerilog syntax

See Also

• ug900 vivado logic simulation Show archive.org snapshot
• ug937 vivado simulation tutorial Show archive.org snapshot